

CLAIMS

What is claimed is:

- 1 1. A device comprising:
 - 2 a first major exterior surface;
 - 3 a second major exterior surface, at least one of the first major exterior
 - 4 surface and the second major exterior surface including a plurality of component
 - 5 mounting pads;
 - 6 a plane metallization layer within the device;
 - 7 a plated through hole attached to the plane metallization layer and
 - 8 terminating at the at least one of the first major exterior surface and the second
 - 9 major exterior surface including a plurality of component mounting pads, the plated
 - 10 through hole attached to the plane metallization layer, and electrically isolated from
 - 11 the plurality of component mounting pads.
- 1 2. The device of claim 1 wherein the plane metallization layer is a power plane.
- 1 3. The device of claim 1 wherein the plane metallization layer is a ground plane.
- 1 4. The device of claim 1 wherein the plane metallization layer is a reference voltage plane.
- 1 5. The device of claim 1 further comprising a signal carrying plated through hole which passes though the plane metallization layer within the device and terminates at a component mounting pad at the at least one of the first major exterior surface and the second major exterior surface including a plurality of component mounting pads.

1 6. The device of claim 5 wherein the signal carrying plated through hole
2 which passes though the plane metallization layer is electrically isolated from the
3 plane metallization layer and is connected to a component mounting pad at the at
4 least one of the first major exterior surface and the second major exterior surface
5 including a plurality of component mounting pads.

1 7. The device of claim 1 wherein the device forms a printed circuit board.

1 8. The device of claim 1 wherein the device forms a semiconductor chip.

1 9. The device of claim 1 wherein the plated through hole is a via.

1 10. A system comprising:
2 a processor;
3 a memory communicatively coupled to the processor; and
4 a device associated with at least one of the memory or the processor further
5 including:
6 a first major exterior surface;
7 a second major exterior surface, at least one of the first major
8 exterior surface and the second major exterior surface including a plurality of
9 component mounting pads;
10 a plane metallization layer within the device; and
11 a plated through hole attached to the plane metallization layer and
12 terminating at the at least one of the first major exterior surface and the second
13 major exterior surface including a plurality of component mounting pads, the plated
14 through hole attached to the plane metallization layer electrically isolated from the
15 plurality of component mounting pads.

1 11. The system of claim 10 wherein the device is a printed circuit board.

1 12. The system of claim 10 wherein the device is a portion of a
2 semiconductor chip.

1 13. The system of claim 10 wherein the plane metallization layer is a
2 ground plane.

1 14. The system of claim 10 wherein the plane metallization layer is a power
2 plane.

1 15. The system of claim 10 wherein the plane metallization layer is a
2 reference voltage plane.

1 16. The system of claim 10 wherein the signal carrying plated through hole
2 which passes though the plane metallization layer is electrically isolated from the
3 plane metallization layer and is connected to a component mounting pad at the at
4 least one of the first major exterior surface and the second major exterior surface
5 including a plurality of component mounting pads.

1 17. A device comprising:
2 a first major exterior surface;
3 a second major exterior surface, at least one of the first major exterior
4 surface and the second major exterior surface including a plurality of component
5 mounting pads;
6 a first plane metallization layer within the device;
7 a second plane metallization layer within the device;
8 a first plane plated through hole attached to at least one of the first plane
9 metallization layer and the second plane metallization layer and terminating at the at
10 least one of the first major exterior surface and the second major exterior surface
11 including a plurality of component mounting pads, the first plated through hole
12 attached to the plane metallization layer electrically isolated from the plurality of
13 component mounting pads.

1 18. The device of claim 17 further comprising a signal carrying plated
2 through hole which passes though the first plane metallization layer and is
3 electrically isolated from the first plane metallization layer, the signal carrying
4 plated through hole passes through the second plane metallization layer and is
5 electrically isolated from the second plane metallization layer, the signal carrying
6 through hole connected to a component mounting pad at the at least one of the first
7 major exterior surface and the second major exterior surface including a plurality of
8 component mounting pads.

1 19. The device of claim 18 wherein the first plane plated through hole is
2 attached to both the first plane metallization layer and the second plane
3 metallization layer.

1 20. The device of claim 18 wherein the first plane plated through hole is
2 attached to the first plane metallization layer, the device further comprising a second
3 plane plated through hole attached to the second plane metallization layer, the
4 second plated through hole terminating at the at least one of the first major exterior
5 surface and the second major exterior surface including a plurality of component
6 mounting pads, the second plated through hole attached to the second plane
7 metallization layer electrically isolated from the plurality of component mounting
8 pads.

1 21. A method for testing a device having a signal carrying through hole that
2 passes though an internal plane within the device, and has a pad for connecting to
3 the signal carrying through hole on the exterior surface of the device, the method
4 comprising:
5 terminating a plane through hole connected to an internal plane at the
6 exterior surface of the device;
7 contacting the signal carrying through hole;

8 contacting the plane through hole; and
9 checking for current flow between the signal carrying through hole and the
10 plane through hole.

1 22. The method of claim 21 further comprising failing the device if current
2 flows between the signal carrying through hole and the plane through hole.

1 23. The method of claim 21 further comprising passing the device if current
2 does not flow between the signal carrying through hole and the plane through hole.

1 24. The method of claim 23 further comprising adding electrical
2 components to the device.

1 25. The method of claim 21 wherein contacting the signal carrying through
2 hole, and contacting the plane through hole is done from the same side of the
3 device.

1 26. The method of claim 21 wherein contacting the signal carrying through
2 hole, and contacting the plane through hole is done substantially simultaneously.

1 27. The method of claim 21 wherein checking for current flow between the
2 signal carrying through hole and the plane through hole is done before connecting
3 the device to other devices.

- 1 28. A device comprising:
 - 2 a first major exterior surface;
 - 3 a second major exterior surface, at least one of the first major exterior
 - 4 surface and the second major exterior surface including a plurality of component
 - 5 mounting pads;
 - 6 a feature positioned within the device;

7 a plated through hole attached to the plane metallization layer and
8 terminating at the at least one of the first major exterior surface and the second
9 major exterior surface including a plurality of component mounting pads, the plated
10 through hole attached to the feature within the device, and electrically isolated from
11 the plurality of component mounting pads.

1 29. The device of claim 1 wherein the feature is an electrical trace.

1 30. The device of claim 1 wherein the feature is a plane metallization layer.